Abstract. Multilevel converters appear to be one of the most interesting solutions able to solve problems linked to high voltage applications. Various solutions exist to realise this type of converter. One constraint appearing on these converters is the balance of the voltages across capacitors used as DC voltage sources. This balance can generally be obtained by an appropriate control. This paper proposes a balance control which can easily be added to the usual process. An application to a series-association of voltage source inverters operating as an active filter is developed. The balance control is presented, simulations and experimental results validate its efficiency. 
General introduction
Recent development of multilevel power converter structures allows for increasing converter voltage ratings and decreasing their generated perturbations. Indeed, through the utilisation of a higher number of voltage levels, these converters may shape a voltage wave-form closer to the desired wave-form, by using several sources. Then the obtained voltage contains less HF harmonics. Besides, the switches embedded into such structures generally have to sustain only the voltage corresponding to one single level, which allows to increase the converter voltage rating. Until now, three principal converter families are used to achieve this kind of operation:
-NPC (Neutral Point Clamped) structures -overlapped cell structures -Series association of single-phase bridges.
One of the associated problems of these converters is the regulation of voltage across the several storage components used. Indeed, in case of voltage unbalance, some switches will have higher voltage stresses which may cause their failure. In the first family, the repartition of voltages across switching devices is achieved by diodes, but voltage source balancing may be realised only under special conditions if the structure uses more than two sources [1] . Besides, that simple solution has an important drawback: the number of necessary diodes and their voltage ratings quickly become prohibitive.
The second family theoretically allows for natural voltage balancing when switching cells are controlled with the a e-mail: lemoigne@ec-lille.fr same duty ratio but different phase shift during the operating cycle [2] . The main constraint of that solution is about capacitors: their voltage rating must be important, and the alternate currents at switch control frequency flowing through them have high RMS values.
The last family shows the double advantage of a modular form and a well known elementary structure. A control technique based upon a full wave mode of operation has been presented in [3] . This choice is well adapted to very high power applications as switching device control frequency is very low. However, an associated drawback is the generation of relatively high switching harmonics at low frequency. We present a voltage balancing solution using PWM which significantly reduces the switching harmonics generated in the case of active filter operation (Fig. 1) . The required method may be extended to other applications of that structure, such as reactive energy compensators. In each case, voltage source balancing is necessary. But the problem is more crucial in the case of active filter operation where fast evolution of the reference values cause fast variations of duty ratios, which result in voltage unbalance.
In this paper, the control structure [4] of this type of converter is discussed, including the required method leading to voltage source balance. Simulated and experimental results under reduced voltage validate theoretical analysis in active filter operation. 
Description of the converter control
The converter under study is made up of N seriesassociated single-phase bridges and is employed as shunt active filter connected across a single phase source. In this part, we discuss the converter control system built around the "close control" block which generates switching functions on the basis of specified reference values of the system [6, 7] . That "close control" block may be divided into two blocks:
-The "algorithmic control" block which allows to specify the converter input voltage reference from reference values of the system. -The "switching function generator" which generates switching device turn on and off signals from the converter voltage reference.
Switching function generator
The active filter creates a multilevel voltage U e at the input of the circuit, and acts upon this voltage in order to control current I f flowing through the active filter ( Fig. 1) . That voltage U e is obtained by adding the N voltages U ej of N series-connected single phase bridges. Each bridge is PWM controlled and its switching devices are turned on and off at frequency F . The modulator used to determine the switching times is of the analogous type. The selected solution consists in the use of a triangular carrier and the modulating function m gj which is defined as:
-U * ej : reference voltage given to bridge j control -U cj : voltage across capacitor C j .
A safety system allows to avoid multiple switchings which may occur from fast variations of m gj over a modulation cycle (T = 1/F ), by taking into account the first intersection only.
If F is high enough, and under the assumption of an ideal converter, operation of bridge j may be modelled by approximating the average output voltage U ej over a T cycle to the reference voltage U * ej :
Each bridge creates a voltage U ej . The control of a bridge is constructed from reference voltage U * ej which results in the modulating function m gj . In order to achieve multilevel operation, the switching signals sent to the N bridge switches must be phase shifted. Such a condition may be obtained by using separate modulators for each of N bridges, which is the case with N triangular carriers phase shifted by π/N between them [8] . A great advantage of that solution is that the switching harmonics of the converter input voltage are strongly reduced, provided that functions m gj and voltages U cj are identical. With this solution, the first harmonic family of voltage U e is pushed around apparent frequency F e = 2NF = NF c , where F c = 2F is the apparent frequency of a single bridge. Besides, the harmonic content of that voltage is much lower. Thereby, the converter behaviour is enhanced as far as its accuracy is concerned. The harmonic reduction brought by this method is optimal when all voltages U cj are equal, which is one more reason to keep those voltages balanced. Figure 2 shows how U e is affected by the phase shift when N = 2 and the triangular carriers are shifted by 2π/N and π/N , respectively. Figure 3 shows the block diagram of bridge control system. The algorithmic control block gives the voltage reference U * e for the whole converter, from which the voltage reference U * ej of each bridge must be deduced. In our application, reference voltages U * ej have been chosen identical, which results in a single modulating function mg and allows for minimising generated harmonics. In that case, the following equation may be written:
Switch control signals may then easily be derived from modulator outputs. Now that the switching signal generator has been described, allowing to build switching device control signal, the algorithmic control to be implemented must be defined in order that the converter may operates under satisfactory conditions. 
Algorithmic control block
In the case of the series-association of N bridges, N + 1 electrical quantities must be controlled:
The "far control" part of the system gives reference values (I * f , U * ct ) of state variables I f and U ct to the algorithmic control block, which is itself divided into two parts controlling current I f on one hand, and N voltages U cj on the other hand.
Control of current I f
The wave-form of current I f must be perfectly controlled in order to compensate for the harmonic current sunk by the polluting load. The converter is connected to the mains voltage U r though an inductor L f of resistance R f (Fig. 1) . As the bridge association may be modelled by a gain U ct into the control block diagram, the system to be regulated may be considered as a first order. A PI controller is sufficient to ensure that regulation. Figure 4 shows the simplified model of this control. Adaptation of the controller parameters allows to obtain the necessary response speed. 
Voltage control
In the case of a single bridge converter, a classical voltage loop defines the amplitude of the sine current taken from the line and in phase with it, in order to control the power flow between the line and the capacitor. This current compensates for variations of voltage U ct , resulting from various disturbances:
-losses into the converter -load variations.
These two causes result into an evolution of U ct with an average value which is not zero. So, it is necessary to act upon the system in order to regulate U ct . On the contrary, the fluctuation of U ct with a zero average value over the course of a mains voltage cycle, resulting from the use of a single-phase source, must not be taken into account by the regulation, and so the response of the voltage loop must not be too fast.
In the multilevel structure under study, N bridges are series-connected. Voltage U ct is divided into N voltages U cj which must be individually controlled. In order to keep all voltages U cj balanced and at the specified value, two regulation loops are employed:
-the first loop allows to keep the sum of voltages U cj , that is U ct , to the specified reference value U * ct given by the "far control" block: this total voltage control is the same as the voltage control used into single bridge structure; -the second loop allows to keep all voltages to the same value U c = U ct /N . The bridge series-association needs such a control. This choice is guided by aiming at decoupling two functions:
-the first one is to act on the active power flow between converter and mains by keeping the sum of voltages U cj to a constant value; -the second one, independent of the first one, is to balance these voltages by exchanging energy between capacitors.
The first function is carried out by absorbing a sine current in phase with mains voltage U r corresponding to the active power of the converter losses. Such a regulation is well known and allows to define a current active component which is added to I * f [9] . The second function is specially dedicated to that type of converter and is described below. The total voltage regulation ensures control of total voltage U ct = U c1 + ... + U cN but does not guaranty that all voltages U cj are equal. Indeed, various disturbances may result into non-identical evolution of these N voltages. They may be:
-difference between bridge control signals; -difference between bridge losses; -fast regulation of the current loop leading to variations of m g between successive bridge control signals.
The main cause of these unbalances is linked to the unequal values of losses into switching devices (transistors are not strictly identical and control signals are different). Figure 6 shows the evolution of these voltages on an experimental prototype operating as shunt active filter and made up of four series-connected bridges.
It may be seen that under different constraints, severe unbalances arise. The average value of total voltage is kept to 150 V under the action of the total voltage regulation. The voltages of the two bridges whose losses are lower rise, while voltages of the other two decrease.
So an additional system is necessary to keep all voltages U cj balanced. Such a regulation may be achieved through different ways [5] . The following solution appears to be a good compromise between simplicity and performances.
The current regulation seen above gives a voltage reference U * e allowing to deduce the single modulating function m g controlling each bridge. Consequently, capacitor average currents I c1 , ..., I cN are identical since, over one cycle of the triangular signal, the following may be written:
In order to get unequal currents aiming at balancing sources, individual functions must be defined such as: m gj = m g + dm gj , where dm gj is the correcting term added to m gj so that balance may be kept. As control signals are no longer identical, capacitor average currents are different which results in modifying the charge sharing:
By controlling the magnitude of these terms, voltage balance may be kept and the new expression of the average voltage U e at the active filter input is given by:
This may be illustrated by the following example (4 bridge converter). Let
When current I f is positive, the rise of U c4 must be slowed down by reducing I c4 , that is dm g4 < 0. In the same manner, dm g4 must be > 0 when I f is negative. So the action of the correcting term depends on the sign of I f . By controlling the magnitude and the sign of terms dm gj , the capacitor charge may be modified aiming at voltage balance. Such a method is easy to be implemented. Only voltage sensors must be added to the converter since the power circuit is not modified. Besides, only one regulation is added without any modification of the others.
A drawback of that solution could be a perturbation of the current loop operation since voltage U e generated by the converter is modified. So this voltage balancing regulation must be decoupled from the former current regulation, which is achieved if voltage U e obtained after introduction of dm gj is equal to specified reference voltage U * e , leading to the relation: Perturbation of the current loop is avoided provided that this relation is verified,: if the error between U e and U * e is sensible across a cycle T e = T /(2N ), its average value is brought to zero across a cycle T c = T /2, with T = 1/F , T e = 1/F e .
It has been noted above that all bridge control signals must be identical in order to achieve important reduction into switching harmonics of voltage U e . So it is preferable that the magnitude of balancing functions should be kept as low as possible.
Defining balancing functions
Now that the method used to keep the system balanced has been presented, balancing functions have to be defined, which ensure equality of voltages U cj while keeping the advantages of a shifted control and minimising the current loop perturbation. Under the assumption that average value of I f over a modulation cycle T may be replaced by its instantaneous value, the following relation may be written:
By taking under consideration only the evolution of voltage U cj resulting from correcting term dm gj , that is over one mains voltage cycle, we get:
As that balancing function must make voltage U cj to tend towards average voltage U c , linearising the variations leads to: where ∆t j is the time duration necessary for reaching balance. It shows that, for a specified value of C j , that functions depends on three parameters: (U c − U cj ), I f and ∆t j . Besides, its sign is linked to that of I f and (U c − U cj ). Substituting that expression of dm gj into relation (1) yields to:
that gives:
A particular solution may be obtained by letting C j ∆t j U cj = δ which leads to relation:
which is always verified. The voltage balancing function may then be expressed as:
That relation may not be used straightforward since it is not defined when I f = 0. A close approximation is obtained by substituting the average value of the absolute value of current I f over one mains voltage cycle, denoted |I f | , to its instantaneous value, which leads to:
with ε = ±1 depending on the sign of I f . Indeed, the correcting term dI cj introduced into current I cj is equal to dm gj I f . As εdm gj does not depend on the sign of I f , and shows only small variations over one mains voltage cycle since voltage regulation must not take into account the effects of fluctuating power, it may be assumed to be constant over that cycle. The average value ∆I cj which is added to I cj is given by:
So, under that approximation, the balancing current does not depend on current I f any longer, which linearises the behaviour of that loop, as its dynamics becomes independent of I f . Figure 7 shows the block diagram of that regulation. Figure 8 shows the block diagram of the N bridge control system, including voltage balancing. The sharing block introduced into the control generator has to define the modulating function for each bridge, based on informations delivered by the algorithmic control block (U * e , dm g1 , ..., dm gN ).
Modelling the balancing loop
Simplification resulting from assumptions made into the former section allows to establish a relation between (U c − U cj ) and dm gj , but in order to define the controller for this loop, it is necessary to know how the value of the correcting term dm gj affects the variation of U cj . It is simply obtained by using the balancing current expression ∆I cj written below:
By introducing that average current into the model, the evolution of U cj resulting from unbalance correction may be determined (Fig. 9) .
Regulation of voltages may be analysed from that model. A PI controller happens to be sufficient, as the integral part allows for eliminating steady state error due to perturbation, so that voltages are kept balanced in steady state (Fig. 10) .
It may be seen that response parameters will vary together with U cj . That variation is kept small however, since, under normal operation, voltage U cj is close to U * ct /N . So, that variation may be neglected, and U * ct /N may be substituted to U cj for the controller parameter determination.
Validation of the balancing principle
A circuit operating as a shunt active filter over the 0-2 kHz range has been simulated. Then an experimental prototype has been realised (Fig. 11) . The converter is made up of four series-connected bridges, the voltage sources (1500 µF capacitors) are regulated at U * ct = 600 V. The switching device frequency is set to 5 kHz, and L f = 5 mH, R f = 0.3 Ω. The polluting load consists in a thyristor/diode rectifier feeding an R−L load, and supplied from 220 V, 50 Hz mains.
Simulation results
In order to validate the theoretical model, a negative voltage step has been given to voltage U c1 and its evolution towards U c has been observed. So, U * ct has been set to 600 V and U c1 to 110 V at t = 0.02 s.
If only the response to a voltage step is to be observed, there must be no perturbation acting upon the system. So losses have been made identical for each bridge, and the action of the current loop has been slowed down so that disturbances supposed to unbalance the simulated model are strongly reduced.
Curve A in Figure 12 shows simulation results of voltage U c1 variations when the model takes PWM into account, but with ideal switches. Curve B shows the response of the approximate model of Figure 9 under the same unbalance conditions. The return of voltage U c1 to balance may be observed, together with the validation of the model proposed for designing controllers. As the balancing loop operation has been validated, the effects of that regulation upon the current regulation as a function of the controller set up has been observed, in order to verify that the current loop is not disturbed.
To be close to operation under nominal conditions, the current loop of the simulated converter has been now given a very fast response, and bridge losses have been given unequal values. Besides, in order to make conditions harder, capacitors have been given low values which result in amplified perturbations. With such parameters, the voltage balancing loop has to react and it is easy to observe its result.
To avoid interference with the total voltage regulation, the absorbed current is imposed as a perfect sine waveform corresponding to the losses of the simulated converter. The influence of the voltage balancing regulation is showed off by comparison between these simulations and those obtained when voltage sources are ideal and only the current loop operates. Figure 13 shows how the ratio between the two values of I f obtained under these different conditions varies with frequency. It may be seen that the voltage balancing loop influence is quite small over the converter operating range (0-2 kHz). Significant differences arise only when reaching switching frequencies, which was expected.
That regulation operates in quite a satisfactory way over the active filter frequency range. Experimental results are needed now to validate simulation. Figure 14 shows current supplied to the polluting load, I ch and by the mains, I r , and multilevel voltage U e at the active filter input. Figure 15 shows experimental results of voltage balancing loop operation: these curves are observed when the balancing effect is momentarily interrupted, so that each voltage freely varies, and the response of the current loop has been slowed down so that voltages do not divert too quickly.
Experimental results
At t = 3 s, operation of balancing functions are interrupted. Various unbalancing disturbances cause unequal variations of voltages U cj .
At t = 27 s, balancing functions are turned back on and voltages quickly tend towards their specified balanced values. Figure 16 zooms on the return to balance of one voltage. It also shows the response of the simplified model of Figure 9 when using the same values of controller parameters as those of the experimental prototype.
These results attest for the efficiency of the voltage balancing loop in that structure. If the loop is turned off, 
Conclusion
A control method has been presented which ensures voltage source balance in a multilevel structure obtained by series-association of N single phase bridges. Its theoretical principle has been discussed as well as the equivalent model of the regulation. Simulation and experimental realisation have been carried out in order to validate the proposed method in the case of a multilevel converter operating as shunt active filter. Results attest of the regulation efficiency and validate the theoretical analysis. Such a method may be applied to other multilevel converters, as it has been proved by various publications [10] [11] [12] [13] . The basic principle is always the same: it is only necessary to add voltage balancing functions to modulating functions usually defined, which does not modify the control scheme nor the converter power circuit.
